

10-16-00

A

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No

11-26011

First Named Inventor or Application Identifier

Keith Balmer, et al.

Title

Data Processing System With Register Store/Load Utilizing Data Packing/Unpacking

Express Mail Label No.

EL547742097

**APPLICATION ELEMENTS**

See MPEP Chapter 600 concerning utility patent application contents

**ADDRESS TO:**Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 202311. ☒ Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)6. ☐ Microfiche Computer Program (Appendix)2. ☒ Specification [Total Pages **46**]  
(preferred arrangement set forth below)7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)

- Descriptive title of the Invention

a. ☐ Computer Readable Copy

- Cross References to Related Applications

b. ☐ Paper Copy (identical to computer copy)

- Statement Regarding Fed sponsored R&amp;D

c. ☐ Statement verifying identical of above copies

- Reference to Microfiche Appendix

- Background of the Invention

- Brief Summary of the Invention

- Brief Description of the Drawings (if filed)

- Detailed Description

- Claim(s)

- Abstract of the Disclosure

3. ☒ Drawing(s) (35 USC d113) [Total Sheets **17**]4. Oath or Declaration [Total Pages **3**]a. ☒ Newly Executed (original or copy)b. ☐ Copy from a prior application (37 CFR §1.63(d))  
(for continuation/divisional with Box 17 completed)

[Note Box 5 below]

i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s)  
named in the prior application,  
see 37 CFR §1.63(d)(2) and 1.33(b).5. ☐ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of  
the oath or declaration is supplied under Box 4b, is considered as  
being part of the disclosure of the accompanying application and is  
hereby incorporated by reference therein.**ACCOMPANYING APPLICATION PARTS**8. ☒ Assignment Papers (cover sheet & Documents(s))9. ☐ 37 CFR §3.73(b) Statement (when there is an assignee) ☒ Power of Attorney10. ☐ English Translation Document (if applicable)11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations12. ☒ Preliminary Amendment13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)14. ☐ \*Small Entity Statement(s) ☐ Statement filed in prior application  
(PTO/SB/09-12) Status still proper and desired15. ☐ Certified Copy of Priority Document(s)  
if foreign priority is claimed16. ☐ Other:\*A new statement is required to be entitled to pay small entity fees, except  
where one has been filed in a prior application and is being relied upon

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:

☐ Continuation☐ Divisional☐ Continuation-in-part (CIP)

of prior application No: /

Prior application information: Examiner

Group / Art Unit:

**18. CORRESPONDENCE ADDRESS**☒ Customer Number or Bar Code Label**23494**

or Correspondence address below

(Insert Customer No. or Attach bar code label here)

NAME

Robert D. Marshall, Jr.

ADDRESS

CITY

STATE

ZIP CODE

COUNTRY

TELEPHONE

972-917-5290

FAX

972-917-4418

Name (Print/Type)

Robert D. Marshall, Jr.

Registration No. (Attorney/Agent)

28,527

Signature

Robert D. Marshall Jr.

Date

October 13, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**FEE TRANSMITTAL**

Patent fees are subject to annual revision on October 1.

These are the fees effective October 1, 1997

Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid See Forms PTO/SB/09-12Express Mailing Label No: **EL547742097****TOTAL AMOUNT OF PAYMENT**(\$ **710.00**)**Complete If Known**

Application Number

Filing Date

**November 15, 2000**

First Named Inventor

**Keith Balmer, et al.**

Examiner Name

Group / Art Unit

Attorney Docket No.

**TI-26011****METHOD OF PAYMENT**

- 1.
- ☒
- The Commissioner is hereby authorized to charge to the following Deposit Account,

Deposit Account Number

**20-0668**

Deposit Account Name

**Texas Instruments Incorporated**

- ☒
- Charge any additional fee required or credit any overpayment

- ☐
- Charge all indicated fees and any additional fee required or credit any overpayment

- 2.
- ☐
- Payment Enclosed:**



Check



Money Order



Other

**FEE CALCULATION****1. BASIC FILING FEE**

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
101	710	201	395	Utility filing fee	\$ <b>710</b>
106	310	206	165	Design filing fee	\$
107	480	207	270	Plant filing fee	\$
108	760	208	395	Reissue filing fee	\$
114	150	214	75	Provisional filing fee	\$

**SUBTOTAL (1)**(\$ **710**)**2. EXTRA CLAIM FEES**

	Extra Claims	Fee from below	Fee Paid
Total Claims	20	-20**= 0	x 18 = 0
Independent Claims	2	-3**= 0	x 80 = 0
Multiple Dependent		260	=

\*\*or number previously paid, if greater, For Reissue, see below

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description
103	18	203	11	Claims in excess of 20
102	78	202	41	Independent Claims in excess of 3
104	260	204	135	Multiple dependent claims in excess of 3
109	78	209	41	**Reissue independent claims over original patent
110	18	210	11	**Reissue claims in excess of 20 and over original patent

**SUBTOTAL (2)**(\$ **0**)**FEE CALCULATION (continued)****3. ADDITIONAL FEES**

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for reply within first month	
116	380	216	200	Extension of time within second month	
117	870	217	475	Extension of time within third month	
118	1,360	218	755	Extension of time within fourth month	
128	1,850	228	1,030	Extension of time within fifth month	
119	300	219	155	Notice of Appeal	
120	300	220	155	Filing a brief in support of an appeal	
121	260	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidable	
141	1,210	241	660	Petition to revive - unintentional	
142	1,210	242	660	Utility issue fee (or reissue)	
143	430	243	225	Design issue fee	
144	580	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt.	
581	40	581	40	Recording each patent assignment per properly (time number of properties)	
146	760	246	395	Filing a submission after final rejection (37 CFR 1.129(a))	
149	760	249	395	For each additional invention to be examined (37 CFR 1.129(b))	

Other fee (specify)

Other fee (specify)

\*Reduced by Basic Filing Fee Paid

**SUBTOTAL (3)****SUBMITTED BY**

Typed or Printed Name

**Robert D. Marshall, Jr.**

Signature

*Robert D. Marshall, Jr.*

Date

October 13, 2000

Complete (if applicable)

Reg Number

**28,527**

Deposit Account User ID

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

TI-26011

Keith Balmer, et al.

Serial No:

Filed: October 13, 2000


For: Data Processing System With Register Store/Load Utilizing Data  
Packing/Unpacking

**PRELIMINARY AMENDMENT**

Ass't Commissioner for Patents  
Washington, DC 20231

Dear Sir:

EXPRESS MAILING" Mailing Label No. EL547742097. Date of  
Deposit: October 13, 2000. I hereby certify that this paper is being  
deposited with the U.S. Postal Service Express Mail Post Office to  
Addressee Service under 37 CFR 1.10 on the date shown above and is  
addressed to: Ass't Commissioner for Patents, Washington, D.C. 20231.

  
Robin E. Barnum

Please amend the specification by inserting before the first line, the following  
sentence:

--This application claims priority under 35 USC §119(e)(1) of Provisional  
Application Number 60/173,761, filed December 30, 1999.--

Respectfully submitted,



Robert D. Marshall, Jr.  
Attorney for Applicants  
Reg. No. 28,527

Texas Instruments Incorporated  
P.O. Box 655474, MS 3999  
Dallas, TX 75265  
(972) 917-5290

DATA PROCESSING SYSTEM WITH REGISTER  
STORE/LOAD UTILIZING DATA PACKING/UNPACKING

Keith Balmer  
Karl M. Gutttag  
LEWIS NARDINI

**FIELD OF THE INVENTION**

This invention relates to data processing devices, electronic processing and control systems and methods of their manufacture and operation.

**BACKGROUND OF THE INVENTION**

Generally, a microprocessor is a circuit that combines the instruction-handling, arithmetic, and logical operations of a computer on a single semiconductor integrated circuit. Microprocessors can be grouped into two general classes, namely general-purpose microprocessors and special-purpose microprocessors. General-purpose microprocessors are designed to be programmable by the user to perform any of a wide range of tasks, and are therefore often used as the central processing unit (CPU) in equipment such as personal computers. Special-purpose microprocessors, in contrast, are designed to provide performance improvement for specific predetermined arithmetic and logical functions for which the user intends to use the microprocessor. By knowing the primary function of the microprocessor, the designer can structure the microprocessor architecture in such a manner that the performance of the specific function by the special-purpose microprocessor greatly exceeds the performance of the same function by a general-purpose microprocessor regardless of the program implemented by the user.

One such function that can be performed by a special-purpose microprocessor at a greatly improved rate is digital signal processing. Digital signal processing generally involves the representation, transmission, and manipulation of signals, using numerical techniques and a type of special-purpose microprocessor known as a digital signal

processor (DSP). Digital signal processing typically requires the manipulation of large volumes of data, and a digital signal processor is optimized to efficiently perform the intensive computation and memory access operations associated with this data manipulation. For example, computations for performing Fast Fourier Transforms (FFTs) and for implementing digital filters consist to a large degree of repetitive operations such as multiply-and-add and multiple-bit-shift. DSPs can be specifically adapted for these repetitive functions, and provide a substantial performance improvement over general-purpose microprocessors in, for example, real-time applications such as image and speech processing.

DSPs are central to the operation of many of today's electronic products, such as high-speed modems, high-density disk drives, digital cellular phones, complex automotive systems, and video-conferencing equipment. DSPs will enable a wide variety of other digital systems in the future, such as video-phones, network processing, natural speech interfaces, and ultra-high speed modems. The demands placed upon DSPs in these and other applications continue to grow as consumers seek increased performance from their digital products, and as the convergence of the communications, computer and consumer industries creates completely new digital products.

Designers have succeeded in increasing the performance of DSPs, and microprocessors in general, by increasing clock speeds, by removing data processing bottlenecks in circuit architecture, by incorporating multiple execution units on a single processor circuit, and by developing optimizing compilers that schedule operations to be executed by the processor in an efficient manner. The increasing demands of

[illegible][illegible]

**SUMMARY OF THE INVENTION**

5 In accordance with a preferred embodiment of the invention, there is disclosed a data processing system which efficiently packs register data while storing it to memory using a single processor instruction. The system comprises a memory comprising a plurality of memory locations, and a central processing unit core comprising at least one register file with a plurality of registers. The core is connected to the memory for loading data from and storing data to the memory locations. The core is responsive to a load instruction to retrieve at least one data word from the memory and parse the data word over selected parts of at least two data registers in the register file. The number of data registers is greater than the number of data words parsed into the registers. In a further embodiment, the load instruction selects sign or zero extend for the data parsed into the data registers. In another embodiment, the parse comprises unpacking the lower and higher half-words of each data word into a pair of data registers. In yet another embodiment, the parse comprises unpacking the bytes of each data word into the lower and higher half-words of each of a pair of data registers. In yet another embodiment, the data is interleaved as it is parsed into the data registers.

25 In accordance with another preferred embodiment of the invention, there is disclosed a data processing system which unpacks data read from memory while loading it into registers using a single processor instruction. The system comprises a memory comprising a plurality of memory locations, and a central processing unit core comprising at least one register file with a plurality of registers. The core is connected to the memory for loading data from and



storing data to the memory locations. The core is responsive to a store instruction to concatenate data from selected parts of at least two data registers into at least one data word and save the data word to memory. The number of data registers is greater than the number of data words concatenated from the data registers. In a further embodiment, there are two data registers and the concatenate comprises packing the lower half-words of the two data registers into the lower and higher half-words of the data word. In another embodiment, there are four data registers and two data words, and the concatenate comprises packing the lower half-words of the four data registers into the lower and higher half-words of each of the two data words. In yet another embodiment, there are two data registers, and the concatenate packs the lower bytes of the lower and higher half-words of each of the two data registers into the data word. In yet another embodiment, the data is interleaved as it is concatenated into the data word.

An advantage of the inventive concepts is that both memory storage space and central processor unit resources can be utilized efficiently when working with packed data. A single store or load instruction can perform all of the tasks that used to take several instructions, while at the same time conserving memory space.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description which follows, read in conjunction with the accompanying drawings, wherein:

Fig. 1 is a top-level block diagram of a microprocessor;

Fig. 2 is a top-level block diagram of a DSP cluster from the microprocessor of Fig. 1;

Fig. 3 is a chart of the resource availability and register file access for the datapath unit groups in the DSP cluster of Fig. 2;

Fig. 4 is a chart of the DSP pipeline depth of the DSP core within the DSP cluster of Fig. 2;

Figs. 5a, 5b, 5c, 5d and 5e are charts illustrating the functions of each stage of the pipelines of Fig. 4;

Figs. 6a and 6b are a block diagram of the top-level buses of the pipeline of the DSP core of Fig. 2;

Fig. 7 is a block diagram of the datapath in the execution pipeline of the DSP core of Fig. 2;

Fig. 8 is a block diagram of the fetch unit of the DSP core of Fig. 2;

Fig. 9 is a block diagram of a register file of the DSP core of Fig. 2;

Fig. 10 is a block diagram of an A execution unit group of the DSP core of Fig. 2;

Fig. 11 is a block diagram of a C execution unit group of the DSP core of Fig. 2;



**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

According to a preferred embodiment of the present invention, a microprocessor architecture is provided including certain advantageous features. Fig. 1 is a high-level block diagram of an exemplary microprocessor in which a preferred embodiment of the invention is presented. In the interest of clarity, Fig. 1 shows only those portions of microprocessor 30 that may be relevant to an understanding of an embodiment of the present invention. Details of the general construction of microprocessors are well known, and may be found readily elsewhere. For example, U.S. Patent 5,072,418 issued to Frederick Boutand, et al., describes a DSP in detail and is incorporated herein by reference. Details of portions of microprocessor 30 relevant to an embodiment of the present invention are explained in sufficient detail below so as to enable one of ordinary skill in the microprocessor art to make and use the invention.

Generally, microprocessor 30 comprises Transfer Controller (TC) 32, External Direct Memory Access (XDMA) Controller 34, and DSP clusters 36a-36n. Transfer Controller 32 provides for all data communication among DSP clusters 36a-36n, external input/output (I/O) devices 38, on-chip peripherals 40, and memory 42. While any given cluster such as DSP cluster 36a can access its own internal local memory within the cluster without permission from TC 32, any access to global memory outside of its local memory requires a TC directed data transfer, whether the access is to external memory or to another DSP cluster's own local memory. XDMA Controller 34 provides handling of externally initiated DMA requests while avoiding interrupting any DSP clusters 36a-36n. Each DSP cluster 36 comprises a very long

instruction word (VLIW) DSP core **44**, Program Memory Controller (PMC) **46**, Data Memory Controller (DMC) **48**, an emulation, analysis and debug block **50**, and Data Transfer Bus (DTB) interface **52**. DSP clusters **36** and TC **32** communicate over a pair of high throughput buses: Transfer Request (TR) bus **54**, which is used to specify and request transactions in TC **32**, and DTB **56**, which is used to load and store data from objects in the global memory map. The overall architecture is scaleable, allowing for the implementation of up to 255 DSP clusters **36**, although three DSP clusters **36** is currently the preferred embodiment. It should be noted that architectural details, such as the number of DSP clusters **36**, and instruction set details are not essential to the invention. The microprocessor architecture outlined in Fig. **1** is exemplary only, and the invention is applicable to many microprocessor architectures.

Fig. **2** is a high-level block diagram illustrating more detail of DSP core **44**. DSP core **44** is a 32-bit eight-way VLIW pipelined processor. The instruction set consists of fixed length 32-bit reduced instruction set computer (RISC) type instructions that are tuned for DSP applications. Almost all instructions perform register-to-register operations, and all memory accesses are performed using explicit load/store instructions. As shown in Fig. **2**, instruction pipeline **58** consists of fetch stage **60** and decode stage **62**. Fetch stage **60** retrieves program codes into the processor core from instruction cache **64** in groups of eight instructions called a fetch packet. Decode stage **62** parses the fetch packet, determines parallelism and resource availability, and constructs an execute packet of

up to eight instructions. Each instruction in the execute packet is then translated into control signals to drive the appropriate units in execution pipeline **66**. Execution pipeline **66** consists of two symmetrical datapaths, datapath A **68** and datapath B **70**, a common 64-bit load/store unit group, D-unit group **72**, and a common branch unit group, P-unit group **74**. Each datapath contains 32-word register file (RF) **76**, and four execution unit groups, A-unit group **78**, C-unit group **80**, S-unit group **82**, and M-unit group **84**. Overall there are ten separate unit groups in execution pipeline **66**, of which eight may be scheduled concurrently every cycle. Each functional unit group contains plural functional units, some of which are duplicated between unit groups. In total there are nine 32-bit adders, four 32-bit shifters, three Boolean operators, and two 32x16 multipliers. The multipliers are each configurable into two 16x16 or four 8x8 multipliers.

Fig. **3** is a chart summarizing the resource availability and register accessibility for all of the functional unit groups in execution pipeline **66**. Upon receiving control signals from decode stage **62**, source operands are read from register file(s) **76** and sent to the execution unit groups. A summary of the types of operations performed by each unit group are listed in the Operations column in Fig. **3**. The unit groups' access to the two register files in DSP core **44** is summarized in the Register File Access column in Fig. **3**. Each datapath-specific unit group has direct read-access to its own register file (primary datapath), and may also read the other register file (alternative datapath) via read-only crosspath **86**, shown in Fig. **2**. The execution unit groups then carry out the operations and write back the results

into their respective register file. There is no write access to the other datapath's register file for the datapath-specific unit groups. D-unit group **72** performs address computation, and has read/write access to both register files **76** and interfaces with data cache/random access memory (RAM) **88** via a 32-bit address bus and 64-bit data bus. P-unit group **74** handles branching and other program control flow, and has read access to both register files **76**.

DSP core **44** of Fig. **2** comprises a deep pipeline with minimal hardware logic control, thus facilitating high clock speeds and high data throughput, and providing a high degree of instruction execution control at the programming level. The DSP hardware does not manage data dependencies (e.g., read-before-write, write collision, etc.), therefore it is the compiler's or assembler's responsibility to take delay-slot requirements into account in instruction scheduling. Fig. **4** illustrates the four pipeline types utilized by DSP core **44**: standard pipeline **90**, used by the A-, C-, S-, and P-unit groups; multiply pipeline **92**, used by the M-unit group; store pipeline **94**, used by the D-unit group; and load pipeline **96**, also used by the D-unit group. The pipeline depth varies from 10 stages for standard pipeline **90**, to 13 stages for multiply pipeline **92**, to 15 stages for store pipeline **94**, and up to 16 stages for load pipeline **96**. An operation advancing down the pipeline advances one stage every CPU cycle, which refers to the period during which an execute packet occupies any given execute stage. A CPU cycle equates to a clock cycle when there are no stalls. Conceptually, the DSP pipeline may be partitioned into two main pipelines, the instruction pipeline and the execution pipeline. The instruction pipeline is common to all

instructions and includes the 5-stage instruction fetch function **98**, and the 4-stage decode/dispatch function **100**. The depth and functionality of execution pipeline **102** is instruction dependent. For example, non-multiply operations performed in the M-unit group do not require the deep pipeline necessary for multiply operations, so the results of these operations are available for write-back in stage M1. Similarly, the results of address math operations performed in the D-unit group are written to the register file at the end of stage E. Thus, even though these example instructions are performed by the M- and D-unit groups, respectively, their pipelines appear to be that of the standard pipeline.

Charts outlining the functions of each pipeline stage are shown in Fig. **5a-5e**. Fetch stages F0-F4 are listed in Fig. **5a**. Most fetch stages occur outside the DSP core itself. Stage F0 initiates the fetch cycle by sending the program counter (PC) value to PMC **46**. Stages F1, F2 and F3 occur outside DSP core **44** in PMC **46**, with the new fetch packet being received by DSP core **44** at the end of stage F4. Fig. **5b** lists decode stages D0-D3. Stages D0 and D1 are common to all execution unit groups and operate on every instruction executed by DSP core **44**. Stage D0 determines the validity of instructions in the current fetch packet and determines the next fetch packet. Stage D1 sorts the current execution packet instructions by unit group. The current execution packet is then sent to the destination pipeline/unit group during stage D2. In stage D3, units decode received instructions, unit level control signals are generated, and register file access is performed.

The P-unit group is not datapath specific, but the branching pipeline operates like the A-, C-, and S-unit



groups in that it has a single execution stage, with data being written to the program counter in the same write phase as the standard pipeline. The program counter is updated at the end of stage E, implying that the next CPU cycle will be stage F0 for the new address. This means that from the point a branch instruction is in stage E, there are ten CPU cycles until execution begins with instructions from the new address.

Fig. 5c lists execution stages E and M0-M2. Execution for non-multiply operations is performed in a single execute cycle, E. These include non-multiply arithmetics, Boolean operations, shifts, packs/unpacks, and address calculations. An extended execution pipeline, stages M0-M2, is provided for multiply operations due to their complexity. Functionally, stage M0 corresponds to stage E. Stages M1-M2 are required by the time necessary to perform a worst case 32 bit x 16 bit multiply. The increased latency forces three delay slots on multiply operations. M-unit group 84 performs all multiply operations. Additionally, M-unit group 84 performs a few non-multiply instructions, which complete in stage M0.

Fig. 5d lists load stages L0-L5, and Fig. 5e lists store stages S0-S4. D-unit group 72 which performs these operations is not datapath specific, so datapaths A 68 and B 70 share a single load/store interface between them. Load/store operations are up to 64 bits wide and may reference the register file of either datapath. Address calculations for load/store operations complete in stage E. The generated address is then sent to DMC 48 in stage L0/S0. The load and store stages begin to differ at this point. For data loads, address decode takes two stages, L1 and L2. Address and data phases of data cache access occur in stages

L3 and L4, and then read data is sent to DSP core **44** in stage L5 to complete the load. For data stores, address decode takes one stage, S1. Write data is sent to DMC **48** in stage S2, and then address and data phases of data cache access occur in stages S3 and S4 to complete the store.

Figs. **6a**, **6b** and **7** illustrate the functionality of the instruction and execution pipelines in more detail. Figs. **6a** and **6b** are the two halves of a block diagram of the top-level buses of the DSP core pipeline. The instruction pipeline, serving as the front end of DSP core **44**, fetches instructions into the processor from PMC **46** and feeds the execution engines. Stage F0 **104** resides in DSP core **44**, and contains the program counter and branching control. Stages F1, F2 and F3 (not shown) reside in PMC **46**, where memory addresses are decoded and cache accesses are performed. Stage F4 **106** is reserved solely for the transport of the 256-bit fetch packet from PMC **46** to the DSP core **44**. Stages D0 **108** and D1 **110** are used to parse the fetch packet and to assign individual 32-bit instructions to appropriate execute unit groups. Stage D2 **112** is reserved solely for the transport of these instructions to the execute unit groups. There are physically 10 instruction buses **114** sent to stage D3 **116**, which are distributed locally to the execute unit groups: one bus to each A- **78**, C- **80**, S- **82**, and M-unit group **84**, in each datapath **68** and **70**, one bus to P-unit group **74**, and one bus to D-unit group **72**. Only a maximum of 8 instructions, however, may be dispatched to the execute pipeline in a given cycle. Stage D3 **116** houses the final decoders which translate instruction opcodes into specific control signals to drive the respective execute unit groups.

Stage D3 **116** is also where register file **76** is accessed for operands.

Continuing from stage D3 **116**, the execute pipeline splits off into the two main datapaths, A **68** and B **70**, each containing four execute unit groups, A **78**, C **80**, S **82**, M **84**, and register file **76**. A unit group **78**, C unit group **80**, and S unit group **82** are 32-bit datapath hardware that perform single-cycle general arithmetic, shifting, logical and Boolean operations. M unit group **84** contains 2 functional units: a single-cycle 32-bit adder and a three-stage 64-bit multiplier. The execute pipeline also contains D unit group **72** and P unit group **74**, each of which serves both datapaths.

D-unit group **72** has 3 functional units: single-cycle 32-bit address generator **118**, 64-bit load unit **120** and 64-bit store unit **122**. Address generator **118** functions in the pipeline as an execute unit similar to the A, C and S unit groups. Load unit **120** has 6 pipeline stages. Memory addresses computed by address generator **118** and load commands are formatted by load unit **120** and sent to DMC **48** in stage L0. DMC **48** uses stages L1, L2, L3 and L4 to decode memory addresses and perform cache access. Data alignment and zero/sign extension are done in stage L4. Stage L5 is reserved solely for data transport back to DSP core **44**. Store unit **122** has 5 pipeline stages. Similar to load unit **120** operation, addresses and store commands are sent to DMC **48** in stage S0. The data to be stored is read out from register file **76** one cycle earlier in stage E, at the same time the address is being generated. The store data is also sent to DMC **48** in the same cycle as addresses and commands in stage S0. DMC **48** uses stages S1, S2, S3 and S4 for address decode and cache access for storing data.

P-unit group **74** performs branch computation and is a special case. With respect to timing, P-unit group **74** resides in the execute pipeline just like the single cycle units A **78**, C **80** and S **82**. However, since the program counter and control registers are located within the fetch unit in stage F0 **104**, P-unit group **74** resides physically with the fetch unit.

Fig. **7** is a detailed block diagram of the execute pipeline datapath. For clarity, the structure and interconnection between shared D-unit group **72** and shared P-unit group **74** and only one of the two separate main datapaths (A-unit group **78**, C-unit group **80**, S-unit group **82**, M-unit group **84**) are described. As instructions arrive at stage D3 of the instruction pipeline, decode logic peels off source and destination register addresses for each of the execute unit groups and sends them to RF **76** to fetch operands. In case of instructions with cross-file operands, RF access is performed a cycle earlier in stage D2, and stage D3 is used for cross-file transport. In stage D3, the instruction opcode is also decoded into control signals. At the end of stage D3, operand data and control signals are set-up to be sent to the respective execute unit groups.

Register file **76** is constructed of 2 banks of sixteen 32-bit registers each. There are 12 read ports and 6 write ports. In order to supply the many execute resources in the datapath while conserving read/write ports, the two read ports for base and offset of D-unit group **72** are shared with source 3 and 4 of S-unit group **82**. In other words, the lower 16 registers (0-15) only go to D-unit group **72**, and the upper 16 registers (16-31) only go to S-unit group **82**. Similarly, the write port for the address result from D-unit

group **72** is shared with the adder result from M-unit group **84**. The lower 16 registers only go to D-unit group **72** and the upper 16 registers only go to M-unit group **84**.

There are 3 classes of operation in the execute stages:  
single-cycle, 3-cycle, and load/store multi-cycle. All operations in A unit group **78**, C unit group **80**, and S unit group **82**, the add functional unit in M-unit group **82**, and address generation in D-unit group **72** are single cycle. Multiply functions in M unit group **84** take 3 cycles. Load and store operations take 6 and 5 cycles, respectively, in case of cache hit. Cycle counts are longer and variable in case of cache miss, because off-chip memory latency depends on the system configuration.

A unit group **78** and C unit group **80** each have two operand ports, source 1 and 2, while S unit group **82** has 4 operand ports, source 1, 2, 3, 4. Normal operations in S unit group **82** only uses 2 ports, while other operations such as Extended Rotate Boolean (ERB) use all 4 ports. If a condition requiring forwarding of a result from preceding instruction is detected, the forwarded result is selected, otherwise the RF operand is selected. Then the execute hardware (e.g. adder, shifter, logical, Boolean) performs the instructed operation and latches the result at the end of the E stage. The result from any one of the A, C, or S unit groups can be forwarded to the operand port of any of the A, C, or S unit groups within the same datapath. Address generator **118** in D unit group **72** operates similarly to the A, C, and S unit groups, except that D unit group's address result is only hotpathed back to itself. Adder **124** in M unit group **84** is similar, except that it has no hotpath. M unit group **84** has 3 operand ports. Normal multiplication uses 2 sources, while the extended port,

which is shared with source 4 of S unit group **82**, is used for Extended Multiply (EMPY) instructions. Multiplier **126** in M unit group **84** has 3 pipeline stages and no hotpath. The first 2 stages perform array multiplication in a carry/sum format. The last stage performs carry propagate addition and produces up to a 64-bit result. The 64-bit result is written back to RF **76** in pairs. Galois multiply hardware resides in M-unit group **84** alongside the main multiplier array, and it also takes 3 cycles. P unit group **74** operates just like the A, C, and S unit groups, except that it has no hotpath and that its result is consumed by the program control logic in the fetch unit instead of being written back to RF **76**. P unit group **74** only has one operand port which is shared with source 2 of A unit group **78**, which precludes parallel execution of a branch instruction and any instruction in A unit group **78**.

Figs. **8 - 14** are block diagrams illustrating more detail of the operation and hardware configuration of each of the unit groups within the DSP core. Fig. **8** is a top level diagram of fetch unit **60**, which consists primarily of Program Counter **126** and other components generally responsible for controlling program flow, and the majority of control registers not directly related to the operation of a specific unit. With respect to program flow, fetch unit **60** has two main modes of operation: normal (sequential) operation and branch operation. Additionally, fetch unit **60** must initiate any interrupt/exception handling, resets, and privilege-level changes for DSP core **44**.

Fig. **9** is a top-level temporal block diagram of Register File **76**. Within each DSP core **44** there are two datapaths, A **68** and B **70**, each containing an identical

register file. As used herein, the registers in the A (B) datapath are denoted by a0, ..., a31 (b0, ..., b31). Each register file **76** is composed of thirty-two 32-bit registers configured in upper and lower banks of 16 registers each. There are 12 read ports and 6 write ports for each register file **76**.

Fig **10** is a top level block diagram of A unit group **78**, which supports a portion of the arithmetic and logic operations of DSP core **44**. A unit group **78** handles a variety of operation types requiring a number of functional units including A adder unit **128**, A zero detect unit **130**, A bit detection unit **132**, A R/Z logic unit **134**, A pack/replicate unit **136**, A shuffle unit **138**, A generic logic block unit **140**, and A div-seed unit **142**. Partitioning of the functional sub-units is based on the functional requirements of A unit group **78**, emphasizing maximum performance while still achieving low power goals. There are two input muxes **144** and **146** for the input operands, both of which allow routing of operands from one of five sources. Both muxes have three hotpath sources from the A, C and S result busses, and a direct input from register file **76** in the primary datapath. In addition, src1 mux **144** can pass constant data from decode unit **62**, while src2 mux **146** provides a path for operands from the opposite datapath. Result mux **148** is split into four levels. Simple operations which complete early in the clock cycle are pre-muxed in order to reduce loading on the critical final output mux. A unit group **78** is also responsible for handling control register operations **143**. Although no hardware is required, these operations borrow the read and write ports of A unit group **78** for routing data. The src2 read port is used to

route data from register file **76** to valid configuration registers. Similarly, the write port is borrowed to route configuration register data to register file **76**.

Fig **11** is a top level block diagram of C unit group **80**, which executes a subset of the arithmetic and logical operations of DSP core **44**. Src1 input mux **144** and src2 input mux **146** perform the same functions as the input muxes in A unit group **78**. C unit group **80** has three major functional units: C adder unit **150**, C comparator unit **152** and C rotate/Boolean unit **154**. C rotate/Boolean functional unit **154** includes C mask generator unit **147**, C shifter unit **149**, C sign-extension unit **151**, C unpack unit **153**, C move unit **155** and C logical unit **157**. Like A unit group **78**, the functional units of S unit group **80** are efficiently partitioned to achieve maximum performance while minimizing the power and area requirements. C Amx mux **159** selects an output from sign-extension unit **151**, C unpack unit **153** or C move unit **155** for forwarding to C logical unit **157**. Outputs from C mask generator unit **147** and C shifter unit **149** are also forwarded to C logical unit **157**. Finally, result mux **148** selects an output from one of the three major functional units, C adder unit **150**, C comparator unit **152** and C rotate/Boolean unit **154**, for forwarding to register file **76**.

Fig **12** is a top level block diagram of S unit group **82**, which is optimized to handle shifting, rotating, and Boolean operations, although hardware is available for a limited set of add and subtract operations. S unit group **82** is unique in that most of the hardware can be directly controlled by the programmer. S unit group **82** has two more read ports than the A and C unit groups, thus permitting instructions to operate on up to four source registers, selected through



input muxes **144**, **146**, **161**, and **163**. Similar to the A and C unit groups, the primary execution functionality is performed in the Execute cycle of the design. S unit group **82** has two major functional units: 32-bit S adder unit **156**, and S rotate/Boolean unit **165**. S rotate/Boolean unit **165** includes S rotator unit **158**, S mask generator unit **160**, S bit replicate unit **167**, S unpack/ sign extend unit **169**, and S logical unit **162**. The outputs from S rotator unit **158**, S mask generator unit **160**, S bit replicate unit **167**, and S unpack/ sign extend unit **169** are forwarded to S logical unit **162**. The various functional units that make up S rotate/Boolean unit **165** can be utilized in combination to make S unit group **82** capable of handling very complex Boolean operations. Finally, result mux **148** selects an output from one of the two major functional units, S adder unit **156** and S rotate/Boolean unit **165**, for forwarding to register file **76**.

Fig **13** is a top level block diagram of M unit group **84**, which is optimized to handle multiplication, although hardware is available for a limited set of add and subtract operations. M unit group **84** has three major functional units: M Galois multiply unit **164**, M adder unit **166** and M multiply unit **171**. While M adder unit **166** can complete its operations within the Execute cycle, the other two units require two additional cycles to complete the multiply operations. In general, M multiply unit **171** can perform the following operations: two 16x16 multiplies or four 8x8 multiplies with all combination of signed or unsigned numbers, Q-shifting and A-shifting of multiply results, rounding for extended multiply (EMPY) instructions, controlling the carry chain by breaking/joining the carry

chain at 16-bit block boundaries, and saturation multiplication where the final result is shifted left by 1 or returns 0x7FFFFFFF if an overflow occurs. Multiplication is broken down into three stages, starting with Multiply Parts IA & IB **173**, which provide the inputs for Multiply Parts IIA & B **175**, followed by the final stage which contains Adder/Converter **177** and Q-shift **179**. M Galois multiply unit **164** performs Galois multiply in parallel with M multiply unit **171**. For output from M unit group **84**, the Galois multiply result is muxed with the M multiply result. M adder unit **166** is only lightly coupled to the other units in M unit group **84**: it shares read port, but has a dedicated write port, making it possible for both a multiply and an add instruction to write results in the same cycle from M unit group **84**.

Fig **14** is a top level block diagram of D group unit **72**, which executes the load/store instructions and performs address calculations. D unit group **72** is shared between the two datapaths A **68** and B **70**, and can reference the register files **76** of both datapaths. D unit group **72** also interfaces with Data Memory Controller **48**. Load and Store instructions operate on data sizes from 8 bits to 64 bits. The different addressing modes supported by D unit group **72** are basic addressing, offset addressing, indexed addressing, auto-increment/auto-decrement, long immediate addressing, and circular addressing. In basic addressing mode, the content of a register is used as a memory address. In offset addressing mode, the memory address is determined by two values, a base value and an offset that is either added or subtracted from the base. The base value always comes from an address register, whereas the offset value may come from either an address register or a 5-bit unsigned constant

contained in the instruction. Index addressing mode functions the same as offset addressing mode, except that the offset is interpreted as an index into a table of bytes, half-words, words or double-words, as indicated by the data size of the load or store operation. In auto-increment/decrement addressing mode, the base register is incremented/decremented after the execution of the load/store instruction. There are two sub-modes, pre-increment/decrement, where the new value in the base register is used as the load/store address, and post-increment/decrement where the original value in the register is used as the load/store address. In long-immediate addressing mode, a 14-bit unsigned constant is added to a base register to determine the memory address. In circular addressing mode, the base register along with a block size define a region in memory. To access a memory location in that region, an new index value is generated from the original index modulo the block size.

The address calculation for load/store operations is performed during the Execute stage of the pipeline, and the address write-back occurs in the phasel of the next clock cycle. The newly calculated address value is also forwarded using a hot path, back to phasel of E stage, which allows zero delay slot execution for back to back address calculations. The load/store address is calculated and passed onto DMC **48** after pipeline stage E. Results of a load are available from DMC **48** after 6 cycles in pipeline stage L5. The load operation has six delay slots. Data for store is supplied to DMC **48** in pipeline stage S0 along with the calculated address for the store location. Fig. **14** illustrates the different interconnections to register file **76** for fetching the operands from the two datapaths A **68** and

B 70, getting the data for the store, and sending the results of address calculations and load operations to both datapaths. Fig. 14 approximately shows the relative pipeline stages during which the address results are computed and load/store data is received and sent, respectively.

Fig. 15 is a chart of the basic assembly format for DSP core 44 instructions, along with examples for each functional unit group. The '||' notation is used in optimized/scheduled assembly to indicate that an instruction is scheduled in the same execute packet with the preceding instruction(s). For example, in the following sequence, instructions (1) through (6) are scheduled in the same execute packet, and should execute simultaneously, although all six instructions will not complete at the same time.

```

      ADD .A1  A1,A2,A3          ;(1)
||    SUB .C1  A4,A5,A6          ;(2)
||    SHL .S1  A7,A8,A9          ;(3)
||    MPY .M1  A10,A11,A12       ;(4)
||    ADD .A2  B1,B2,B3          ;(5)
||    MPY .M2  B4,B5,B6          ;(6) Instructions (1), (2),
                                   ;(3), (4), (5), (6) may be
                                   ;scheduled in the same execute
                                   ;packet
      SUB .A2  B3,B2,B1          ;(7) Instruction (7) must be
                                   ;scheduled in the next execute
                                   ;packet because it reuses unit
                                   ;group A2

```

All instructions can be predicated (conditionally executed) on the value of a predication register. Assembly examples using the [predication reg] notation follow:

```

5  [A0] ADD .A1  A1,A2,A3      ;execute the ADD instruction
                                   ;if A0 is non-zero
[!A0]ADD .C2 B7,B8,B9        ;execute the ADD instruction
                                   ;if A0 is zero

```

10 Because several instructions such as ADD or SUB are available in more than one unit group, the '.unit' notation is recommended when the programmer specifically wants to direct an instruction to a particular unit group. If the '.unit' notation is omitted, the compiler or assembler will automatically assign instructions to appropriate unit groups. Load, store and address instructions are only available in D-unit group **72**, therefore the .D specification is redundant and optional. For the same reason, the .P specification is redundant for branch instructions in P-unit group **74**.

20 The 'datapath' notation is also redundant and optional because the destination register implicitly specifies the datapath (note that for store instructions, the source register specifies the datapath). The 'crosspath' notation is used to indicate that one of the source operands (generally, op1 for the shift and bit-field instructions, op2 for all others; unary instructions may also use the crosspath on their operand) comes from the other datapath's register file via the crosspath.

30 Generally, one important aspect of designing a microprocessor architecture is providing both efficient data storage and fast data processing. In a typical data

processing system, data is stored in memory until it is needed, at which point it is loaded into the CPU's registers for processing. There can be a tradeoff between storage efficiency and quickly providing the data in a convenient form to the CPU for processing. There is usually not a problem when the storage size of a memory location is the same as the size of the data to be operated upon. For example, if data is coded into 32-bit words, and the storage size of a memory location is 32-bits, a single load from memory loads the data into a data register in processable form. The same principle generally applies when the size of the data is a multiple of the size of a memory location. For example, a 64-bit double word stored in two memory locations can be loaded into two data registers ready for processing. Additionally, in both of these examples there is no unused memory space.

Inefficiency can arise when the bit length of one data element is less than the storage size of a memory location. Storing one such data element per memory location leaves unused space in that memory location. For example, if the data is formatted in half-words (16-bits) or bytes (8-bits), then half of the space of a memory location is left unutilized when storing a half-word, and three-quarters is left unutilized when storing a byte. The data can be directly loaded into a register in a form ready for processing, but the memory space is used inefficiently.

An alternative approach is to pack more than one of the data elements into one word which is the size of a memory location. For example, two half-words or four bytes can fit into one 32-bit memory location, thus more efficiently utilizing the memory space. The tradeoff with this approach is that the CPU must take the time and processing power to

concatenate the data into a register before the packed word can be stored to memory. The CPU must again expend its resources to unpack the data when the packed data word is subsequently loaded from memory to a register for further processing.

According to the present invention, both memory storage space and CPU resources can be utilized efficiently when working with packed data if the packing and unpacking of the data occurs during the register store and load operations, respectively, through the use of new processor instructions. In this manner, a single store or load instruction can perform all of the tasks that used to take several instructions, while at the same time conserving memory space. One load instruction can retrieve data from memory and unpack it into two or more registers in a format that is ready for immediate processing. Similarly, immediately after data has been processed and put into two or more registers, one store instruction can pack the data from those registers and save it to memory in a more efficient format. The present invention also permits the order of the data to be rearranged if desired, for example by interleaving bytes or half-words as they are packed or unpacked.

Figs. **16-19** are charts describing register store and load instructions. The charts in these figures have three columns: Mnemonic, Action, and Operation. Under the Mnemonic heading are listed the mnemonics for the various load and store instructions. An instruction mnemonic followed by a [U] indicates that the instruction can provide either a sign extend or zero extend function. If the instruction is the unsigned (U) version, then data is loaded into a register with zeros extended into the unloaded upper

bits. If the instruction is the signed (no U) version, then the data is loaded into a register with the sign bit extended through the unloaded upper bits. Under the Action heading in the charts, a brief description is given of the function performed by the respective instruction. In this column, the abbreviation LS stands for least significant. Under the Operation heading, a more detailed illustration is given of the function performed by the respective instruction. In the Operation column, A, B, O and E represent data registers. A is a register in register file **76** in datapath A **68** of Fig. **2**, and B is a register in register file **76** in datapath B **70** of Fig. **2**. O and E are an odd and even register pair in the same register file in either datapath A **68** or B **70**. Each character shown in a memory location or in a data register represents a 4-bit nibble, with eight of the characters constituting a 32-bit word. An X represents don't care bits and an S represents sign extended bits.

Fig. **16** illustrates several standard load instructions, each for loading data of a different size from memory to one or more registers. LDB[U] **168** loads an 8-bit byte-aligned quantity from memory to the low 8-bits of a register. LDH[U] **170** loads a 16-bit byte-aligned quantity from memory to the low 16-bits of a register. In both these instructions, the quantity is zero extended to 32-bits before it is written to the data register if U is specified, and the quantity is sign extended to 32-bits before it is written to the data register if U is not specified. LDW **172** loads a 32-bit byte-aligned quantity from memory into a register, and LDD **174** loads a 64-bit byte-aligned quantity from memory into two registers. The two destination registers are either an odd/even pair in the same register file, or they are the



Examples of these instructions are given below:

```
LDB  .D  *A0,A1
```

```
LDH    .D  *A0,A1
```

```
LDW  .D  *A0,A1
```

```
A0 == 0x00001000
```

```
LDD .D *A0,A3:A2
```

```
A3 <== 0x01efcdab
```

```
A2 <== 0x67452301
```

- 30 -

**16.** STB **176** stores the low 8 bits of a 32-bit register to a byte-aligned location in memory, and STH **178** stores the low 16 bits of a 32-bit register to a byte-aligned location in memory. STW **180** stores the contents of a 32-bit register to a byte aligned location in memory, and STD **182** stores 64 bits from two registers to a byte-aligned location in memory. The two source registers are either an odd/even pair in the same register file, or they are the same numbered register in both register files. Of the odd/even pair, the even register contains the data destined for the lowest address, and of the A/B pair, the A register contains the data destined for the lowest address. Examples of these instructions are given below:

```

15  STB: mem(00001000) == 00000000      ;memory before operation
      A1 == 0x3412cdab
      A0 == 0x00001000
      STB .D A1,*A0
      mem(00001000) == 000000ab        ;memory after operation

20  STH: mem(00001000) == 00000000      ;memory before operation
      A1 == 0x3412cdab
      A0 == 0x00001000
      STH .D A1,*A0
      mem(00001000) == 0000cdab        ;memory after operation

25  STW: mem(00001000) == 00000000      ;memory before operation
      A1 == 0x3412cdab
      A0 == 0x00001000
      STW .D A1,*A0
      mem(00001000) == 3412cdab        ;memory after operation

```

```

STD: mem(00001000) == 00000000 00000000 ;most significant
                                ;word is shown first
      A3 == 0x89674523
5      A2 == 0x3412cdab
      A0 == 0x00001000
      STD .D A3:A2,*A0
      mem(00001000) == 89674523 3412cdab ;memory after
                                ;operation

```

Fig. **18** illustrates several instructions for retrieving packed data from memory and parsing it into multiple data registers. All of these instructions can either zero extend (U specified) or sign extend (no U specified) the data segments which are loaded into the registers. LDW\_BH[U] **184** retrieves a four byte byte-aligned quantity from memory and loads the bytes into the low 8-bits of each of the four half-words in two registers. The two registers are either an odd/even pair or an A/B pair, similar to those described above with respect to LDD instruction **174**. LDW\_BHI[U] **186** retrieves a four byte byte-aligned quantity from memory and interleaves the bytes as it loads them into the low 8-bits of each of the four half-words in two registers, either an odd/even pair or an A/B pair. LDW\_HW[U] **188** retrieves a two half-word byte-aligned quantity from memory and loads the half-words into the low 16-bits of two registers, either an odd/even pair or an A/B pair.

LDD\_BH[U] **190** retrieves an eight byte (64-bit) byte-aligned quantity from memory and unpacks the bytes into the low 8-bits of each of the eight half-words in four data registers. An odd/even pair of registers in each of the two registers files **76** make up the four registers, and the two pair of registers have the same relative register numbers in

the two register files. The AE register receives the least significant bytes of data, followed by the AO register, the BE register, and finally the BO register receives the most significant bytes of data. LDD\_BHI[U] **192** retrieves an eight byte (64-bit) byte-aligned quantity from memory and interleaves the bytes as it unpacks them into the low 8-bits of each of the eight half-words in four data registers. Except for the interleaving, the register loading is like that of the LDD\_BH[U] instruction **190**.

LDD\_HW[U] **194** retrieves a four half-word (64-bit) byte-aligned quantity from memory and unpacks the half-words into the low 16-bits of each of four data registers. An odd/even pair of registers in each of the two registers files **76** make up the four registers, and the two pair of registers have the same relative register numbers in the two register files. The AE register receives the least significant half-word of data, followed by the AO register, the BE register, and finally the BO register receives the most significant half-word of data. LDD\_HWI[U] **196** retrieves a four half-word byte-aligned quantity from memory and interleaves the half-words as it loads them into the low 16-bits of each of four data registers. Except for the interleaving, the register loading is like that of the LDD\_HW[U] instruction **194**. Examples of these instructions are given below:

```
LDW_BH:  mem(00001000) == 01efcdab      ;memory before
                                     ;operation
          A0 == 0x00001000
          LDW_BH .D *A0,B1:A1
          B1 <== 0x0001ffef              ;or 0x000100ef and
          A1 <== 0xffcdffab              ;0x00cd00ab for
                                     ;unsigned version
```

```

LDW_BHI:  mem(00001000) == 01efcdab      ;memory before
                                              ;operation
          A0 == 0x00001000
          LDW_BHI .D *A0,B3:B2
5          B3 <== 0x0001ffcd                ;or 0x000100cd and
          B2 <== 0xffefffab                ;0x00ef00ab for
                                              ;unsigned version

LDW_HW:    mem(00001000) == 01efcdab      ;memory before
10          ;operation
          A0 == 0x00001000
          LDW_HW .D *A0,B1:A1
          B1 <== 0x000001ef                ;or 0x000001ef and
          A1 <== 0xffffcdab                ;0x00cd00ab for
15          ;unsigned version

LDD_BH:     mem(00001000) == 01efcdab 67452301 ;memory before
                                              operation
          A0 == 0x00001000
20          LDD_BH .D *A0,B3:A3
          B3 <== 0x0001ffef                ;or 0x000100ef,
          B2 <== 0xffcdffab                ;0x00cd00ab,
          A3 <== 0x00670045                ;0x00670045, and
          A2 <== 0x00230001                ;0x00230001 for
25          ;unsigned version

LDD_BHI:    mem(00001000) == 01efcdab 67452301 ;memory before
                                              ;operation
          A0 == 0x00001000
30          LDD_BHI .D *A0,B3:A3
          B3 <== 0x0001ffcd                ;or 0x000100cd,
          B2 <== 0xffefffab                ;0x00ef00ab,
          A3 <== 0x00670023                ;0x00670023, and
          A2 <== 0x00450001                ;0x00450001 for
35          ;unsigned version

```

```
LDD_HW:  mem(00001000) == 01efcdab 67452301 ;memory before
                                         ;operation
```

```
A0 == 0x00001000
```

```
5      LDD_HW .D *A0,B3:A3
```

```
B3 <== 0x000001ef                ;or 0x000001ef,
```

```
B2 <== 0xffffcdab                ;0x0000cdab,
```

```
A3 <== 0x00006745                ;0x00006745, and
```

```
A2 <== 0x00002301                ;0x00002301 for
```

```
10                                         ;unsigned version
```

```
LDD_HWI: mem(00001000) == 01efcdab 67452301 ;memory before
                                         ;operation
```

```
A0 == 0x00001000
```

```
15     LDD_HWI .D *A0,B3:A3
```

```
B3 <== 0x000001ef                ;or 0x00001ef,
```

```
B2 <== 0x00006745                ;0x00006745,
```

```
A3 <== 0xffffcdab                ;0x0000cdab, and
```

```
A2 <== 0x00002301                ;0x00002301 for
```

```
20                                         ;unsigned version
```

Fig. 19 illustrates several instructions for concatenating data from multiple data registers and storing it to memory. There is no saturation when packing the data. STBH\_W 198 packs the low 8 bits of the four half-words in two data registers and stores the data to a byte-aligned location in memory. The two registers are either an odd/even pair or an A/B pair, similar to those described above with respect to STD instruction 182. STBHI\_W 200 interleaves and packs the low 8 bits of the four half-words in two data registers and stores the data to a byte-aligned location in memory. The two registers are either an odd/even pair or an A/B pair. STHW\_W 202 packs the low 16 bits of two data registers and stores the data to a byte-

aligned location in memory. The two registers are either an odd/even pair or an A/B pair.

STBH\_D **204** packs the low 8 bits of the eight half-words in four data registers and stores the data to a byte-aligned location in memory. An odd/even pair of registers in each of the two registers files **76** make up the four registers, and the two pair of registers have the same relative register numbers in the two register files. The AE register contains the least significant bytes of data, followed by the AO register, the BE register, and finally the BO register contains the most significant bytes of data. STBHI\_D **206** interleaves and packs the low 8 bits of the eight half-words in four data registers and stores the data to a byte-aligned location in memory. Except for the interleaving, the data packing is like that of the STBH\_D instruction **204**.

STHW\_D **208** packs the low 16 bits of four data registers and stores the data to a byte-aligned location in memory. An odd/even pair of registers in each of the two registers files **76** make up the four registers, and the two pair of registers have the same relative register numbers in the two register files. The AE register contains the least significant half-word of data, followed by the AO register, the BE register, and finally the BO register contains the most significant half-word of data. STHWI\_D **210** interleaves and packs the low 16 bits of four data registers and stores the data to a byte-aligned location in memory. Except for the interleaving, the data packing is like that of the STHW\_D instruction **208**.

00000000 00000000 00000000 00000000

```

5  STBH_W:  mem(00001000) == 00000000      ;memory before
      B1 == 0xef12cdab                      ;operation
      A1 == 0x67450001
      STBH_W .D B1:A1,*A0
      mem(00001000) == 12ab4501            ;memory after
                                          ;operation

10 STBHI_W: mem(00001000) == 00000000      ;memory before
      A3 == 0xef12cdab                      ;operation
      A2 == 0x67450001
      STBHI_W .D A3:A2,*A0
15  mem(00001000) == 1245ab01            ;memory after
                                          ;operation

      STHW_W:  mem(00001000) == 00000000    ;memory before
      B1 == 0xef12cdab                      ;operation
      A1 == 0x67450001
      STHW_W .D B1:A1,*A0
20  mem(00001000) == cdab0001            ;memory after
                                          ;operation

25  STBH_D:  mem(00001000) == 00000000 00000000 ;memory before
      B3 == 0xef12cdab                      ;operation
      B2 == 0xe89170023
30  A3 == 0x67450001
      A2 == 0x98675309
      STBH_D .D B3:A3,*A0
      mem(00001000) == 12ab1723 45016709    ;memory after
                                          ;operation

35

```





have an 8, 16, 64-bit, etc. word size, in which case modified versions of the above instructions could be used. As another example, if 4-bit nibbles are needed as a data format for processing, then modified versions of the above instructions that packed and unpacked nibbles could be implemented. As another example, there may be useful ways of rearranging the data as it is packed or unpacked other than interleaving, and these are within the scope of the inventive concepts. Again, the same principle of efficiently packing register data while storing it to memory and unpacking it while loading it into registers using single instructions applies just as readily to other processor architectures.

Several example systems which can benefit from aspects of the present invention are described in U.S. Patent 5,072,418, in particular with reference to figures 2-18 of U.S. Patent 5,072,418. A microprocessor incorporating an embodiment of the present invention to improve performance or reduce cost may be used to further improve the systems described in U.S. Patent 5,072,418. Such systems include, but are not limited to, video imaging systems, industrial process control, automotive vehicle safety systems, motor controls, robotic control systems, satellite telecommunications systems, echo canceling systems, modems, speech recognition systems, vocoder-modem systems with encryption, and such.

As used herein, the terms "applied," "connected," "connecting," and "connection" mean electrically connected, including where additional elements may be in the electrical connection path. As used herein, the term "microprocessor" is intended to encompass "microcomputers," which generally are microprocessors with on-chip Read Only Memory (ROM). As

these terms are often used interchangeably in the art, it is understood that the use of one or the other of these terms herein should not be considered as restrictive as to the features of this invention.

5 Various specific circuit elements well known in the art may be used to implement the detailed circuitry of the preferred embodiments, and all such alternatives are  
10 comprehended by the invention. For example, data storage elements such as registers may be implemented using any suitable storage device, such as a latch, flip-flops, FIFOs, memory addresses, or RAM cells. Depending on the particular configuration of a design, a bus may consist of one or more individual lines or buses. Muxes may be  
15 implemented using any suitable circuit element, such as logic circuits, tri-state circuits, or transmission gate circuits. Some circuits may be implemented as structurally separate from other circuits, or may be implemented in combination with other circuits.

20 An alternative embodiment of the novel aspects of the present invention may include other circuitries which are combined with the circuitries disclosed herein in order to reduce the total gate count of the combined functions. Because those skilled in the art are aware of techniques for gate minimization, the details of such an embodiment are not  
25 described herein.

Although the invention has been described with reference to a specific processor architecture, it is recognized that one of ordinary skill in the art can readily adapt the described embodiments to operate on other  
30 processors. Depending on the specific implementation, positive logic, negative logic, or a combination of both may be used. Also, it should be understood that various

embodiments of the invention can alternatively employ hardware, software, microcoded firmware, or combinations of each, yet still fall within the scope of the claims. Process diagrams for hardware are also representative of flow diagrams for microcoded and software-based embodiments. Thus the invention is practical across a spectrum of software, firmware and hardware.

Finally, while this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

**WHAT IS CLAIMED IS:**

1        1. A data processing system comprising:  
2        a memory comprising a plurality of memory locations;  
3        and  
4        a central processing unit core comprising at least one  
5        register file with a plurality of registers, said core  
6        connected to said memory for loading data from and storing  
7        data to said memory locations, said core responsive to a  
8        load instruction to retrieve at least one data word from  
9        said memory and parse said at least one data word over  
10       selected parts of at least two data registers in said at  
11       least one register file, wherein the number of said at least  
12       two data registers is greater than the number of said at  
13       least one data word.

1        2. The data processing system of claim 1 wherein said  
2        load instruction selects sign or zero extend for the parsed  
3        data in said at least two data registers.

1        3. The data processing system of claim 1 wherein said  
2        parse comprises unpacking the lower and higher half-words of  
3        each at least one data word into a pair of data registers.

1        4. The data processing system of claim 3 wherein said  
2        at least one data word is two data words, and said parse  
3        comprises unpacking the lower and higher half-words of each  
4        of said two data words into corresponding pairs of data  
5        registers.

1           5. The data processing system of claim 4 wherein said  
2   unpacking of said lower and higher half-words of said data  
3   words is interleaved.

1           6. The data processing system of claim 5 wherein said  
2 at least one register file is two register files, and one  
3 pair of said corresponding pairs of data registers is  
4 located in one register file and the other pair is located  
5 in the other register file.

1        7. The data processing system of claim 1 wherein said  
2 parse comprises unpacking the bytes of each at least one  
3 data word into the lower and higher half-words of each of a  
4 pair of data registers.

1        8. The data processing system of claim 7 wherein said  
2        at least one data word is two data words, and said parse  
3        comprises unpacking eight bytes from said two data words  
4        into corresponding pairs of data registers.

1        9. The data processing system of claim 8 wherein said  
2        unpacking of said bytes of said data words is interleaved.

1        10. The data processing system of claim 9 wherein said  
2        at least one register file is two register files, and one  
3        pair of said corresponding pairs of data registers is  
4        located in one register file and the other pair is located  
5        in the other register file.

1        11. The data processing system of claim 7 wherein said  
2        at least one register file is two register files, and said



12/30/99

1        16. The data processing system of claim 14 wherein  
2 said at least one register file is two register files, one  
3 of said two data registers is located in one register file  
4 and the other is located in the other register file, and  
5 each of said two data registers has the same relative  
6 register number.

1        17. The data processing system of claim 13 wherein  
2        said at least two data registers are four data registers,  
3        said at least one data word is two data words, and said  
4        concatenate comprises packing the lower half-words of said  
5        four data registers into the lower and higher half-words of  
6        each of said two data words.

1           18.    The data processing system of claim 17 wherein  
2   said at least one register file is two register files, and  
3   said four data registers are even/odd register pairs in each  
4   register file with the same relative starting register  
5   number.

1           19. The data processing system of claim 13 wherein  
2 said at least two data registers are two data registers, and  
3 said concatenate packs the lower bytes of the lower and  
4 higher half-words of each of said two data registers into  
5 said at least one data word.

1        20. The data processing system of claim 13 wherein  
2 said at least two data registers are four data registers,  
3 said at least one data word is two data words, and said  
4 concatenate packs the lower bytes of the lower and higher  
5 half-words of each of said four data registers into said two  
6 data words.



**DATA PROCESSING SYSTEM WITH REGISTER  
STORE/LOAD UTILIZING DATA PACKING/UNPACKING**

**ABSTRACT OF THE DISCLOSURE**

1       A data processing system (e.g., microprocessor **30**) for  
2       packing register data while storing it to memory and  
3       unpacking data read from memory while loading it into  
4       registers using single processor instructions. The system  
5       comprises a memory (**42**) and a central processing unit core  
6       (**44**) with at least one register file (**76**). The core is  
7       responsive to a load instruction (e.g., LDW\_BH[U]  
8       instruction **184**) to retrieve at least one data word from  
9       memory and parse the data word over selected parts of at  
10      least two data registers in the register file. The core is  
11      responsive to a store instruction (e.g., STBH\_W instruction  
12      **198**) to concatenate data from selected parts of at least two  
13      data registers into at least one data word and save the data  
14      word to memory. The number of data registers is greater  
15      than the number of data words parsed into or concatenated  
16      from the data registers. Both memory storage space and  
17      central processor unit resources are utilized efficiently  
18      when working with packed data. A single store or load  
19      instruction can perform all of the tasks that used to take  
20      several instructions, while at the same time conserving  
21      memory space.





FIG. 1

FIG. 2



UNIT GROUP	OPERATIONS	REGISTER FILE ACCESS	
		PRIMARY DATAPATH	ALTERNATIVE DATAPATH
A	GENERAL ARITHMETIC BOOLEAN AND CONTROL REGISTER ACCESS	R/W	R
C	COMPARE, SHIFT, BOOLEAN ARITHMETIC: ADD, SUB	R/W	R
S	SHIFT, ROTATE, EXTENDED BOOLEAN ARITHMETIC: ADD, SUB	R/W	R
M	MULTIPLY ARITHMETIC: ADD, SUB	R/W	R
D	LOAD STORE ADDRESS COMPUTATION	W TO BOTH R FROM BOTH R/W BOTH	
P	BRANCH	R FROM BOTH	

FIG. 3

R=READ, W=WRITE

CODE FOR "04523950




FIG. 4

STAGE	FUNCTION
F0	SEND PC TO PROGRAM MEMORY CONTROLLER. LDIP ASSIGNED.
F1	CACHE BLOCK SELECT.
F2	ADDRESS PHASE OF INSTRUCTION CACHE ACCESS.
F3	DATA PHASE OF INSTRUCTION CACHE ACCESS.
F4	FETCH PACKET SENT TO DSP.

*FIG. 5a*

STAGE	FUNCTION
D0	DETERMINE VALID INSTRUCTIONS IN CURRENT FETCH PACKET.
D1	SORTS INSTRUCTIONS IN EXECUTE PACKET ACCORDING TO DESTINATION UNITS.
D2	INSTRUCTIONS SENT TO DESTINATION UNITS. CROSSPATH REGISTER READS OCCUR.
D3	UNITS DECODE INSTRUCTIONS. REGISTER FILE READ (2ND PHASE).

*FIG. 5b*

UNIT	STAGE	FUNCTION
NON M UNIT	E	EXECUTION OF OPERATION BEGINS AND COMPLETES. FULL RESULT AVAILABLE AT END OF CYCLE.
M UNIT	M0	EXECUTION OF MULTIPLY OPERATION BEGINS. (OR, NON-MULTIPLY OPERATION BEGINS AND COMPLETES.)
M UNIT	M1	MULTIPLY OPERATION CONTINUES. (OR, NON-MULTIPLY RESULT WRITTEN TO REGISTER FILE (PHASE 1).)
M UNIT	M2	MULTIPLY OPERATION COMPLETES.

*FIG. 5c*


STAGE	FUNCTION
E	ADDRESS GENERATION OCCURS. REGISTER FILE ACCESS FOR READ DATA.
L0	LOAD ADDRESS GENERATED DURING E IS SENT TOWARDS THE DMC.
L1	ADDRESS DECODE, TC ARBITRATION, TAG COMPARES.
L2	ADDRESS DECODE, TC ARBITRATION, TAG COMPARES.
L3	ADDRESS PHASE OF DATA CACHE ACCESS.
L4	DATA PHASE OF DATA CACHE ACCESS.
L5	64-BIT DATA SENT TO DSP.


*FIG. 5d*

STAGE	FUNCTION
E	ADDRESS GENERATION OCCURS. REGISTER FILE ACCESS FOR WRITE DATA.
S0	ADDRESS SENT TO DMC.
S1	ADDRESS DECODE IN DMC. WRITE DATA ALIGNMENT.
S2	TAG COMPARE IN DMC. WRITE DATA SENT TO DMC.
S3	ADDRESS PHASE IN DATA CACHE.
S4	DATA PHASE IN DATA CACHE.

*FIG. 5e*

00E101" 04528960









FIG. 7





|| [PREDICATION REG] INSTRUCTION\_MNEMONIC .UNIT-DATAPATH-CROSSPATH OP1, OP2, DST

WHERE:

|| =TO BE SCHEDULED IN PARALLEL WITH PRECEDING INSTRUCTION(S)  
 [PREDICATION REG] =REGISTER CONTAINING PREDICATION VALUE  
 .UNIT =A,C,S,M,D,P UNIT GROUPS  
 DATAPATH =1 FOR DATAPATH A, 2 FOR DATAPATH B  
 CROSSPATH =X IF ONE OPERAND COMES FROM OPPOSITE REGISTER FILE  
 OP1, OP2 =SOURCE REGISTERS  
 DST =DESTINATION REGISTER

UNIT GROUP	ASSEMBLY NOTATIONS		ASSEMBLY EXAMPLES	WITH CROSSPATH
	DATAPATH A	DATAPATH B		
A	.A1	.A2	ADD .A1 A1,A2,A3 SUB .A2 B1,B2,B3	ADD .A1X A1,B2,A3 SUB .A2X B1,A2,B3
C	.C1	.C2	CMPEQ .C1 A1,A2,A3 CMPEQ .C2 B1,B2,B3	CMPEQ .C1X A1,B2,A3 CMPEQ .C2X B1,A2,B3
S	.S1	.S2	SHL .S1 A1,A2,A3 SHL .S2 B1,B2,B3	SHL .S1X A1,B2,A3 SHL .S2X B1,A2,B3
M	.M1	.M2	MPY .M1 A1,A2,A3 MPY .M2 B1,B2,B3	MPY .M1X A1,B2,A3 MPY .M2X B1,A2,B3
D	.D		LDB .D *A8,A12 STB .D A8,*A12 ADDAH .D A8,A2,B1	n/a
P	.P		B A8	n/a

FIG. 15




FIG. 9

**FIG. 10**

The diagram illustrates a processor architecture with the following components and connections:

- Input/Output:** SRC1 and SRC2 provide input to the CROSSPATH DATA unit. The output is labeled RESULT TO RF.
- Control:** A CONTROL unit is connected to the CROSSPATH DATA unit.
- Execution:** The EXECUTE block is divided into R (Read) and W (Write) sections, separated by L1 and L2 lines.
- Internal Units:**
  - FROM S UNIT GROUP** and **FROM C UNIT GROUP** provide input to the CROSSPATH DATA unit.
  - PUNIT GROUP** and **CR** (143) provide input to the CROSSPATH DATA unit.
  - CROSSPATH DATA** (144) and **OPCODE CONSTANT** (146) are connected to the CROSSPATH DATA unit.
  - DIVSEED** (140) and **LOGIC** (142) are connected to the CROSSPATH DATA unit.
  - SHUFFLE** (138) and **PACK** (136) are connected to the CROSSPATH DATA unit.
  - R/Z LOGIC** (134) and **LM BIT DETECT** (132) are connected to the CROSSPATH DATA unit.
  - Z** (130) is connected to the CROSSPATH DATA unit.
  - +/ -** (128) is connected to the CROSSPATH DATA unit.
  - CO** (126) and **SAT** (124) are connected to the CROSSPATH DATA unit.
  - XL** (122) is connected to the CROSSPATH DATA unit.
  - TO C UNIT GROUP** and **TO ASR** are connected to the CROSSPATH DATA unit.






FIG. 11








FIG. 13




FIG. 14

FIG. 16

Mnemonic	Action	Operation
LDB[U] <u>168</u>	Load byte	Memory B/A XXXXXXba → SSSSSSba (signed (s)) XXXXXXba → 000000ba (unsigned (u))
LDH[U] <u>170</u>	Load halfword	Memory B/A XXXXdcba → SSSSdcba (s) XXXXdcba → 0000dcba (u)
LDW <u>172</u>	Load word	Memory B/A hgfedcba → hgfedcba
LDD <u>174</u>	Load double	Memory B/O A/E ponmlkji hgfedcba → ponmlkji hgfedcba

FIG. 17

Mnemonic	Action	Operation
STB <u>176</u>	Store byte	B/A Memory XXXXXXba → 000000ba
STH <u>178</u>	Store halfword	B/A Memory XXXXdcba → 0000dcba
STW <u>180</u>	Store word	B/A Memory hgfedcba → hgfedcba
STD <u>182</u>	Store double	B/O A/E Memory ponmlkji hgfedcba → ponmlkji hgfedcba



Mnemonic	Action	Operation
LDW_BH[U] <u>184</u>	Word: unpack the bytes into halfwords	Memory → B/O A/E hgfedcba → SShgSSfe SSdcSSba (signed (s)) hgfedcba → 00hg00fe 00dc00ba (unsigned (u))
LDW_BHI[U] <u>186</u>	Word: unpack the bytes into halfwords interleaved	Memory → B/O A/E hgfedcba → SShgSSdc SSfeSSba (s) hgfedcba → 00hg00dc 00fe00ba (u)
LDW_HW[U] <u>188</u>	Word: unpack the halfwords into words	Memory → B/O A/E hgfedcba → SSSShgfe SSSSdcba (s) hgfedcba → 0000hgfe 0000dcba (u)
LDD_BH[U] <u>190</u>	Double: unpack the bytes into halfwords	Memory → B/O A/E ponmlkji hgfedcba → SSpoSSnm SSikSSji SSdcSSba (s) ponmlkji hgfedcba → 00po00nm 00ik00ji 00hg00fe 00dc00ba (u)
LDD_BHI[U] <u>192</u>	Double: unpack the bytes into halfwords interleaved	Memory → B/O A/E ponmlkji hgfedcba → SSpoSSik SSnmSSji SSdcSSba (s) ponmlkji hgfedcba → 00po00ik 00nm00ji 00hg00dc 00fe00ba (u)
LDD_HW[U] <u>194</u>	Double: unpack the halfwords into words	Memory → B/O A/E ponmlkji hgfedcba → SSSSponm SSSShgfe SSdcSSba (s) ponmlkji hgfedcba → 0000ponm 0000hgfe 0000dcba (u)
LDD_HWI[U] <u>196</u>	Double: unpack the halfwords into words interleaved	Memory → B/O A/E ponmlkji hgfedcba → SSSSponm SSSShgfe SSdcSSba (s) ponmlkji hgfedcba → 0000ponm 0000hgfe 0000dcba (u)

FIG. 18

Mnemonic	Action	Operation
STBH_W <u>198</u>	Pack the LS byte of each halfword into a word	B/O      A/E      Memory XXhgXXfe    XXdcXXba   →   hgfedcba
STBHL_W <u>200</u>	Pack the LS byte of each halfword interleaved into a word	B/O      A/E      Memory XXhgXXdc    XXfeXXba   →   hgfedcba
STHW_W <u>202</u>	Pack the LS halfword of each word into a word	B/O      A/E      Memory XXXXhgfe    XXXXdcba   →   hgfedcba
STBH_D <u>204</u>	Pack the LS byte of each halfword into a double	B0      BE      A0      AE      Memory XXpoXXnm    XXlkXXji    XXhgXXfe    XXdcXXba   →   ponmkji hgfedcba
STBHL_D <u>206</u>	Pack the LS byte of each halfword interleaved into a double	B0      BE      A0      AE      Memory XXpoXXlk    XXnmXXji    XXhgXXdc    XXfeXXba   →   ponmkji hgfedcba
STHW_D <u>208</u>	Pack the LS halfword of each word into a double	B0      BE      A0      AE      Memory XXXXponm    XXXXlkji    XXXXhgfe    XXXXdcba   →   ponmkji hgfedcba
STHWL_D <u>210</u>	Pack the LS halfword of each word interleaved into a double	B0      BE      A0      AE      Memory XXXXponm    XXXXhgfe    XXXXlkji    XXXXdcba   →   ponmkji hgfedcba

FIG. 19

PAGE 1 OF 1

**APPLICATION FOR UNITED STATES PATENT**  
**DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification of **Application Serial No. 60/173,761, filed 12/30/99**; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application of any patent issuing thereon.


TITLE OF INVENTION:  <b>Data Processing System with Register Store/Load Utilizing Data Packing/Unpacking</b>		
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH  Frederic J. Telecky, Jr., #29,979; Jay M. Cantor, #19,906; C. Alan McClure, #31,041; William B. Kempler, #28,228; Robert D. Marshall, #28,527; Gerald E. Laws, 39,268; James F. Hollander, #27,802; Robby Holland, #33,304; Rebecca Mapstone-Lake, #36,208.		
SEND CORRESPONDENCE TO:  Robert D. Marshall, Jr. Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265		DIRECT TELEPHONE CALLS TO:  Robert D. Marshall, Jr. (972) 917-5290
NAME OF INVENTOR: (1)  Keith Balmer	NAME OF INVENTOR: (2)  Karl M. Guttag	NAME OF INVENTOR: (3)  Lewis Nardini
RESIDENCE & POST OFFICE ADDRESS:  6 Salcombe Close Bedford MK40 3BA, United Kingdom	RESIDENCE & POST OFFICE ADDRESS:  6425 Rockbluff Circle Dallas, Texas 75024	RESIDENCE & POST OFFICE ADDRESS:  8825 Flint Falls Drive Dallas, Texas 75243
COUNTRY OF CITIZENSHIP:  United Kingdom	COUNTRY OF CITIZENSHIP:  United States	COUNTRY OF CITIZENSHIP:  United States
SIGNATURE OF INVENTOR:  x K. Balmer	SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:
DATE: x 29 <sup>th</sup> February 2000	DATE:	DATE:

PAGE 1 OF 1

**APPLICATION FOR UNITED STATES PATENT  
DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification of **Application Serial No. 60/173,761, filed 12/30/99**; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION: <p align="center"><b>Data Processing System with Register Store/Load Utilizing Data Packing/Unpacking</b></p>		
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH Frederic J. Telecky, Jr., #29,979; Jay M. Cantor, #19,906; C. Alan McClure, #31,041; William B. Kempler, #28,228; Robert D. Marshall, #28,527; Gerald E. Laws, 39,268; James F. Hollander, #27,802; Robby Holland, #33,304; Rebecca Mapstone-Lake, #36,208.		
SEND CORRESPONDENCE TO: Robert D. Marshall, Jr. Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265		DIRECT TELEPHONE CALLS TO: Robert D. Marshall, Jr. (972) 917-5290
NAME OF INVENTOR: (1) Keith Balmer	NAME OF INVENTOR: (2) Karl M. Guttag	NAME OF INVENTOR: (3) Lewis Nardini
RESIDENCE & POST OFFICE ADDRESS: 6 Salcombe Close Bedford MK40 3BA, United Kingdom	RESIDENCE & POST OFFICE ADDRESS: 6425 Rockbluff Circle Dallas, Texas 75024	RESIDENCE & POST OFFICE ADDRESS: 8825 Flint Falls Drive Dallas, Texas 75243
COUNTRY OF CITIZENSHIP: United Kingdom	COUNTRY OF CITIZENSHIP: United States	COUNTRY OF CITIZENSHIP: United States
SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR: 	SIGNATURE OF INVENTOR:
DATE:	DATE: x 2/27/2000	DATE:

PAGE 1 OF 1

**APPLICATION FOR UNITED STATES PATENT  
DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification of **Application Serial No. 60/173,761, filed 12/30/99**; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION:  <b>Data Processing System with Register Store/Load Utilizing Data Packing/Unpacking</b>		
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH  Frederic J. Telecky, Jr., #29,979; Jay M. Cantor, #19,906; C. Alan McClure, #31,041; William B. Kempler, #28,228; Robert D. Marshall, #28,527; Gerald E. Laws, 39,268; James F. Hollander, #27,802; Robby Holland, #33,304; Rebecca Mapstone-Lake, #36,208.		
SEND CORRESPONDENCE TO:  Robert D. Marshall, Jr. Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265		DIRECT TELEPHONE CALLS TO:  Robert D. Marshall, Jr. (972) 917-5290
NAME OF INVENTOR: (1)  Keith Balmer	NAME OF INVENTOR: (2)  Karl M. Guttag	NAME OF INVENTOR: (3)  Lewis Nardini
RESIDENCE & POST OFFICE ADDRESS:  6 Salcombe Close Bedford MK40 3BA, United Kingdom	RESIDENCE & POST OFFICE ADDRESS:  6425 Rockbluff Circle Dallas, Texas 75024	RESIDENCE & POST OFFICE ADDRESS:  8825 Flint Falls Drive Dallas, Texas 75243
COUNTRY OF CITIZENSHIP:  United Kingdom	COUNTRY OF CITIZENSHIP:  United States	COUNTRY OF CITIZENSHIP:  United States
SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:  x <i>Lewis Nardini</i>
DATE:	DATE:	DATE: x 02/22/2000